


# JM41 Block Diagram

Project code: 91.4CQ01.001  
PCB P/N : 48.4CQ01.011  
REVISION : 08266-1



<b>SYSTEM DC/DC</b>		<b>36</b>
<b>TPS51125</b>		
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	5V_S5 (6A)	
	3D3V_S5 (5A)	
	5V_AUX_S5 3D3V_AUX_S5	
<b>RT8202</b>		<b>37</b>
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	1D05V_S0 (10A)	
<b>RT8202</b>		<b>38</b>
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	1D5V_S3 (11A)	
<b>RT9026</b>		<b>39</b>
<b>INPUTS</b>	<b>OUTPUTS</b>	
5V_S5	DDR_VREF_S3 (1.2A)	
<b>CHARGER</b>		<b>41</b>
<b>MAX8731A</b>		
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	CHG_PWR 18V 6.0A	
<b>CPU DC/DC</b>		<b>35</b>
<b>ADP3207A</b>		
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	VCC_CORE 0-1.3V 64A	
<b>VGA</b>		<b>40</b>
<b>ISL6263A</b>		
<b>INPUTS</b>	<b>OUTPUTS</b>	
<b>DCBATOUT</b>	VCC_GFXCORE (7A)	

&lt;Core Design&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>BLOCK DIAGRAM</b>		
Size	Document Number	Rev
Custom	<b>JM41 UMA</b>	<b>-1</b>
Date: Monday, March 09, 2009	Sheet 1 of 40	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers:offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttp and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 =Digital display Port and PCIE are operting simulatanously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled


NOTE:

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number		Rev
	JM41 UMA		-1
Date: Sunday, March 01, 2009	Sheet 2	of	40













Net "TEST4" as short as possible,  
make sure "TEST4" routing is  
reference to GND and away other  
noisy signals

H DPRSTP#	1	TP10	TPAD14-GP
H DPSP#	1	TP46	TPAD14-GP
H DPWR#	1	TP41	TPAD14-GP
H PWRIGD	1	TP43	TPAD14-GP
H CPUSLP#	1	TP45	TPAD14-GP
H INIT#	1	TP14	TPAD14-GP
H CPURST#	1	TP9	TPAD14-GP

Place these TP on button-side,  
easy to measure.

Layout Note:  
Comp0, 2 connect with  $Z_0=27.4\ \Omega$ , make  
trace length shorter than  $0.5''$ .  
Comp1, 3 connect with  $Z_0=55\ \Omega$ , make  
trace length shorter than  $0.5''$ .









H\_SWING routing Trace width and Spacing use 10 / 20 mil



H\_SWING Resistors and Capacitors close MCH 500 mil ( MAX )




H\_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip ( < 0.5" )




HOST





<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.
















VSS


VSS NCTF

VSS SCB


NCTF\_VSS\_SCB#BL55  
NCTF\_VSS\_SCB#BL1  
NCTF\_VSS\_SCB#A55  
NCTF\_VSS\_SCB#D1  
NCTF\_VSS\_SCB#A4








緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.










[illegible]





## DDR3 SOCKET\_1





# LCD/CCD CONN



# Internal MIC



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>LCD CONN</b>	
Size	Document Number	Rev	
		<b>JM41 UMA</b>	
Date: Thursday, March 05, 2009	Sheet	19	of 40




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT BD CONN	
Size	Document Number	JM41 UMA	Rev -1
Date:	Thursday, March 05, 2009	Sheet 20	of 40




# SSD SATA Connector




<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>HDD CONN</div>			
Size	Document Number		Rev
	<div>JM41 UMA</div>		-1
Date:	Thursday, March 05, 2009	Sheet	21 of 40




74.09091.F3F  
2ND = 74.09198.A7F




Put C735 Close To CODEC  
AGND C432 1 AUD\_CPVEE  
C432 SC2D2U6D3V3MX-1-GP

SB\_20090205






SB\_20090205















SB\_20090205








20 SPDIF




20 SPDIF



20 SPDIF



-1\_20090301



Close Pim.39  
and Pin.46


Close Pim.1  
and Pin.9


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title AUDIO CODEC REALTEK ALC269  
Size Document Number JM41 UMA  
Date Tuesday, March 17, 2009 Sheet 22 of 40


Internal Speaker





<Core Design>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: <b>CARDREADER BD CONN</b>			
Size:	Document Number:	JM41 UMA	Rev: -1
Date: Thursday, March 05, 2009	Sheet: 24	of: 40	



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		<b>MINI BD CONN</b>	
Size	Document Number	Rev	
A3	JM41_UMA	-1	
Date:	Thursday, March 05, 2009	Sheet	25 of 40





<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>POWER BUTTON CONN</b>			
Size	Document Number		Rev
A3	JM41_UMA		-1
Date:	Thursday, March 05, 2009		Sheet 26 of 40







CPU TEMP:  
H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode



C587 for EMI and solve acoustic noise



20.F1396.004  
2ND = 20.F0411.004




ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

Channel 1: CPU  
Channel 2: Palmrest  
Channel 3: T8

SB\_20090205

EMC2103-2-AP-GP  
74.02103.A73

SA



## SHDN\_SEL

PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED,REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED,REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED


## TRIP SET

Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title  
Size Document Number  
Date: Thursday, March 05, 2009  
Sheet 27 of 40  
Rev -1  
Thermal/Fan Controller  
JM41 UMA



Internal KeyBoard Connector



MB PIN DEFINE: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

K/B


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title		KBC WPC773	
Size	Document Number	Rev	
A2	JM41 UMA	1	
Date: Monday, March 16, 2009		Sheet	28 of 40






# TOUCH PAD



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD			
Size	Document Number		Rev
	JM41_UMA		-1
Date:	Thursday, March 05, 2009	Sheet 30 of 40	


-1\_20090301




<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		LED	
Size	Document Number	JM41_UMA	Rev -1
Date: Thursday, March 05, 2009	Sheet 31	of 40	

### *Run Power*

















<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT8202 1D5V	
Size	Document Number	Rev	
A3	JM41 UMA	-1	
Date:	Wednesday, March 11, 2009	Sheet	36 of 40






<Core Design>




SB\_20090115



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>EMI/Spring/Boss</b>			
Size	Document Number		Rev
	<b>JM41 UMA</b>		-1
Date: Saturday, March 07, 2009		Sheet 39 of 40	



<Core Design>		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
HISTORY		
Size	Document Number	Rev
A2	JM41 UMA	-1
Date: Sunday, March 01, 2009		
Sheet 40 of 40		